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Abstract
Petrify is a tool for (1) manipulating concurrent specifi-
cations and (2) synthesis and optimization of asynchronous
control circuits. Given a Petri Net (PN), a Signal Tran-
sition Graph (STG), or a Transition System (TS) 1 it (1)
generates another PN or STG which is simpler than the
original description and (2) produces an optimized net-list
of an asynchronous controller in the target gate library while
preserving the specified input-output behavior. Given a spec-
ification petrify provides a designer with a net-list of an
asynchronouscircuit and a PN-like description of the circuit
behavior in terms of events and ordering relations between
events. The latter ability of back-annotating to the specifica-
tion level helps the designer to control the design process.
For transforming a specification petrify performs a
token flow analysis of the initial PN and producesa transition
system (TS). In the initial TS, all transitions with the same
label are considered as one event. The TS is then transformed
and transitions relabeled to fulfill the conditions required to
obtain a safe irredundant PN.
For synthesis of an asynchronous implementation
petrify performs state assignment by solving the Com-
plete State Coding problem. State assignment is coupled
with logic minimization and speed-independent technology
mapping to a target library. The final net-list is guaranteed
to be speed-independent, i.e., hazard-free under any distri-
bution of gate delays and multiple input changes satisfying
the initial specification. The tool has been used for synthesis
of PNs and PNs composition [10], synthesis [7, 8, 9] and
re-synthesis [29] of asynchronouscontrollers and can be also
applied in areas related with the analysis of concurrent pro-
grams. This paper provides an overview of petrify and
the theory behind its main functions.
1 Introduction
Petri nets [26, 30] are a widespread formalism to model
concurrent systems. By labeling transitions with symbols
from a given alphabet, transitions can be interpreted as the
occurrence of events or the execution of tasks in a sys-
tem. Labeled Petri Nets have been used in numerous ap-
plications: design and specifications of asynchronous cir-
cuits [6, 18, 21, 33], resource allocation problem in oper-
ating systems and distributed computation [34], analysis of
concurrent programs [31], performance analysis and timing
verification [17, 32], high-level design [14]. Petri Nets are
popular due to their inherent ability to express both concur-
rent and non-deterministic behavior.
State-based models are a common language for formal
specification and verification of complex systems (CSP [16],
CCS [22, 23], FSMs [13, 20], Burst mode automata [28]).
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1Transition system is a directed graph with vertices labeled as states and
arcs labeled with events. Transition system can be viewed as an abstract state
graph.
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Figure 1: Petrify’s framework for manipulating specifi-
cations and for designing asynchronous circuits
Even the formal semantics for most of the event-based mod-
els is given by means of states. The drawback of state-based
models is that they represent causality, concurrency and con-
flict relations between events in terms of state sequences or
state configurations (e.g., state diamonds). This is an un-
desirable characteristic for the designer, who always wants
succinct representations of a system that explicitly repre-
sent its properties. Therefore, it is very important to iden-
tify, starting from a flat state-based representation, the set of
causality relations, concurrentevents and conflict conditions
implicit in the representation itself, becausethey carry useful
information for the designer or/and design algorithms.
Tool petrify implements a method which, given a fi-
nite state model, called Transition System (TS) in the sequel,
synthesizes a safe Petri Net with a reachability graph that is
bisimilar to the original TS. In particular, the reachability
graph can be either isomorphic to the original TS or iso-
morphic to a minimized version of the original TS. The
synthesized PN is always place-irredundant, i.e., it is not
possible to remove any place from the net without changing
its behavior. The synthesis technique is based on construct-
ing regions. A region in a TS is a set of states corresponding
to a place in a PN. Transitions in and out of this set of states
“mimic” the PN firing behavior (which un-marks predeces-
sor places and marks successor places of a transition).
The notion of regions was introduced in [15] (and de-
veloped in [1, 3, 12, 24, 27]) as a basic intermediate object
between state-based and event-basedspecifications. This pa-
pers have been limited with the so-called class of elementary
TSs which allow for PN representation with uniquely labeled
transitions (each event has only one occurrence in the PN).
We have shown [10] how theory of regions can be efficiently
used for synthesizing place-irredundant and place-minimal
PNs for elementary and non-elementary TSs.
The method for synthesis of PNs provides a technique
for transforming specifications. Given a model which can
be mapped into a TS, we can derive a PN which is bisim-
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Figure 2: Synthesis of a PN
ilar to the initial model of the process. In such a way we
can create a tool which automatically translates CSP, CCS,
FSM, Burst-mode machines and other models into labeled
Petri Nets. Also, we can use this tool for the transformation
of Petri Nets aimed at optimality under some criterion (place
count, transition count, number of places, PN graph com-
plexity, etc.) or for deriving a net belonging to a given class
(pure, free choice, unique choice, etc.). Such an interactive
tool allows a designer to play with a PN-like specification,
performing equivalent transformations of PNs, and/or trans-
formations of other specifications into PNs under different
design constraints and optimization criteria. Figure 1 shows
our framework for synthesizing PNs and transforming spec-
ifications.
In [7, 8, 9] we show that regions are tightly connected
with the set of properties that must be preserved across the
state encoding and technology mapping process for asyn-
chronous circuits. Hence, regions and their intersections can
be efficiently used for state signal insertion. Therefore, sets
of states which correspond to places (and transitions) of PNs
are useful for efficient synthesis techniques of digital cir-
cuits. For synthesis of asynchronous circuits petrify per-
forms state assignment by solving the Complete State Coding
problem [6, 21]. State assignment is coupled with logic min-
imization and speed-independent technology mapping to a
target library (Figure 1). The final net-list is guaranteed to
be speed-independent, i.e., hazard-free under any distribu-
tion of gate delays and multiple input changes satisfying the
initial specification.
This paper is further organized as follows. Section 2 de-
scribes what petrify can do in more details. Section 3
describes how petrify manipulates concurrent specifica-
tions. Section 4 shows to synthesize asynchronous control
circuits with petrify. Section 5 concludes the paper and
shows directions for the future development of the tool.
2 What is Petrify
2.1 Manipulating PNs and TSs
Petrify has two basic functions that allow manipulating
concurrent specifications:
  Synthesis of safe Petri Nets or Signal Transition Graphsfrom a given Transition System.
STGs are PNs with transitions interpreted as changes of
the circuit signals. They are widely used in design of
asynchronous circuits. TSs are abstract state graphs with
labeled arcs. State Graphs are binary encoded TSs. An
example of the transformation performed by Petrify is
shown in Figure 2.
  Re-synthesis of Petri Nets and Signal Transition Graphs.
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Figure 4: State encoding and technology mapping
Behavior-preserving transformation of PNs can be aimed
at optimality under some criterion (place count, transition
count, number of places, PN graph complexity, etc.) or
at deriving a net belonging to a given class (safe, Free-
Choice, Unique-Choice, etc.).
Given a bounded PN (possibly with weighted arcs and
inhibitor arcs) petrify will generate an equivalent safe
place-irredundant PN. For example, given a PN in Fig-
ure 3,b, which corresponds to a TS from Figure 3,a
petrify will produce as an output a place-irredundant
(and place-minimal) safe PN shown in Figure 3,c.
2.2 Synthesis of asynchronous circuits
A user view of the circuit synthesis is illustrated by the ex-
ample shown in Figure 4. Given an initial STG specification
(the left part of the figure), the tool realizes that the imme-
diate construction of a net-list is not possible. Indeed, the
property of Complete State Coding is not satisfied: different
states of the system are encoded with the same binary code
although they imply contradictory next values for at least one
of the output signals. To resolve this state conflict petrify
automatically inserts a new state signal (csc0). Transitions of
this state signal (csc0 and csc0 ) are inserted in such way
that the resulting logic is optimized according to a selected
cost-function.
After inserting this state signal no state conflicts left in the
system and a speed-independent circuit can be constructed
from C-elements 2 and complex gates (in the middle). How-
2C-element is an asynchronous latch with a next functionc   ab ca
cb, where a b are inputs to the latch and c is its output.
ever, these complex gates may not be available in the gate
library. Assume, for example, that the library contains
only simple gates with 2 inputs and C-elements. In such
case, petrify will automatically perform combinational
and sequential decomposition of the logic, preserving speed-
independent/ properties and striving to minimize the logic.
The final logic net-list for this library and the corresponding
to it STG will be automatically derived by the tool (Figure 4,
the right part).
3 Theory behind Petrify
The theory behind petrify is presented in [10, 11].
Petrify strives to minimize the number of places, in or-
der to make the final Petri Net more understandable by the
designer. It either generates a complete set of minimal re-
gions (which are analogous to prime implicants in Boolean
minimization) or further removes redundant regions (which
is similar to generating a prime irredundant cover in Boolean
minimization).
In the initial TS, all transitions with the same label are
considered as one event. Petrify solves the problem of
merging and splitting “equivalent” labels, i.e., those labels
which model the same event, but must be split in order to
yield a valid Petri Net. Therefore, the synthesismethod is not
limited to elementary TSs, which are quite restricted; we can
handle the full class of TSs by means of label splitting. In
the following sections we will briefly and informally review
the theory behind petrify.
3.1 Basic models: Petri Nets and Transition Systems
Informally, a TS ([27]) can be represented as an arc-labeled
directed graph. A simple example of a TS is shown in
Figure 2 (the left part). A TS is called deterministic if for
each state s and each label a there can be at most one state s  
such that s a s . A TS is called commutative if whenever
two actions can be executed from some state in any order,
then their execution always leads to the same state, regardless
of the order. For the purpose of synthesis of asynchronous
circuits we are mainly interested only in deterministic and
commutative TSs.
A Petri Net is a quadruple N  PT Fm0, where
P is a finite set of places, T is a finite set of transitions,
F  P  T   T  P  is the flow relation, and m0 is the
initial marking. A transition t  T is enabled at marking
m1 if all its input places are marked. An enabled transition
t may fire, producing a new marking m2 with one less token
in each input place and one more token in each output place
(denoted m1 t m2). The right half of Figure 2 presents a
PN expressing the same behavior as the TS shown in the left
half of the same figure. Tokens represent the initial marking
which corresponds to the top left state of the TS.
The set of all markings reachable in N from the initial
marking m0 is called its Reachability Set. The graph with
vertices corresponding to the markings of a PN and with arcs
connecting markings reachable in one transition is called the
Reachability Graph (RG) of the PN.
A Signal Transition Graph (STG, [5, 33]) is a Petri net
with transitions labeled with up and down transitions of sig-
nals (denoted by x  and x for signal x).
A PN is called
  safe if no more than one token can appear in a place in
any reachable marking,
  free-choice if for each place p: if p has more than one
output transition, then each of this transitions has exactly
one input place – place p, i.e., the enabling condition of
conflicting transitions depends only on the marking of a
single place.
  place-irredundant if removing any place from the PN will
change the set of possible sequences of firing transitions
(i.e., behavior of the net will be disturbed).
A PN in Figure 2 is safe, free-choice and place-
irredundant.
3.2 Regions and Excitation Regions
Let S1 be a subset of the states of a TS, S1  S. If s  S1
and s   S1, then we say that transition s
a
 s
  enters S1.
If s  S1 and s   S1, then transition s
a
 s
  exits S1.
Otherwise, transition s a s  does not cross S1. A region
is a subset of states with which all transitions labeled with
the same event e have exactly the same “entry/exit” relation.
This relation will become the predecessor/successor relation
in the Petri net.
Let us consider the TS shown in Figure 3,a. The set
of states r2  fs2 s3 s5g is a region, since all transitions
labeled with a and with b enter r2, and all transitions labeled
with d exit r2. Transitions labeled with c do not cross r2.
On the other hand, fs2 s3g is not a region since transition
s3
d
 s4 enters this set, while another transition also labeled
with d, s5
d
 s6, does not.
A region r is a pre-region of event e if there is a transition
labeled with e which exits r. A region r is a post-region of
event e if there is a transition labeled with e which enters r.
The set of all pre-regions and post-regions of e is denoted
with e and e respectively.
While regions in a TS are related to places in the corre-
sponding PN, an excitation region for event a is a maximal
set of states in which transition a is enabled. Therefore,
excitation regions are related to transitions of the PN. More
formally, a set of states is called a generalized excitation
region (denoted by GERa) for event a if it is a maximal
set of states (a set of states with a given property is maximal
if it is not a subset of any other set with this property) such
that for every state s  GERa there is a transition s a
. Sometimes it is more convenient to consider connected
subsets of GERs. A set of states is called an excitation re-
gion (denoted byER
j
a) if it is a maximal connected set of
states such that for every state s  ER
j
a there is a transi-
tion s a. Since any event a can have several separated ERs,
an index j is used to distinguish between different connected
occurrences of a in the TS. In the TS from Figure 3,a there
are two excitation regions for event d: ER1d  fs3g and
ER2d  fs5g, while GERd  fs3 s5g.
3.3 Deriving PNs based on the excitation closure
Given a set of all minimal regions (a region is minimal if
it is not a superset of any other region) let us build a PN
following four rules:
  For each event e of the TS a transition labeled with e is
generated in the PN;
  For each minimal region r a place r is generated;
  Place r contains a token in the initial marking iff the
corresponding region r contains the initial state of the
TS;
  The flow relation of the PN is as follows: transition la-
beled with e is an output transition for place r iff r is a
pre-region of event e in the TS and e is an input transition
of p iff region r is a post-region of e.
As shown in [10], if the following two conditions hold
then a PN derived following the four rules is bisimilar to the
original TS. Bisimilar [23] means that behavior of the TS
and the PN cannot be distinguished by the external observer
who can only see the events of these two models.
  Excitation closure: For each event e the intersection of
pre-regions is equal to its generalized excitation region.
  Event effectiveness: For each event e there is at least one
pre-region.
Moreover, one may remove regions still preserving be-
havior of the PN until excitation closure is violated. By
removing regions from the set of all minimal regions while
still keeping the excitation closure condition petrify gen-
erates a place-irredundant PN. By further merging of the
minimal regions a place-minimal net can be generated.
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3.4 Generating minimal regions and label splitting
The set of minimal pre-regions of an event e is calculated
by gradually expanding its generalized excitation region to
obtain sets of states that do not violate the “entry-exit” rela-
tionship. When the excitation closure is not fulfilled, i.e.
 
r

a
r  GERe
some events must be split to satisfy this condition.
The strategy to split events is explained by the example
shown in Figure 5 for the pre-regions of event c. Initially,
GERc  fs2 s5g is taken for expansion. Next, two
possible legalizations for event b are considered. Further
expansions are applied until all branches of the search tree
find a region. The example also illustrates how all branches
will eventually be pruned, in the worst case, when covering
the whole set of states. Let us call r  the intersection of the
regions found in the expansion. We have
r
 
 fs1 s2 s3 s4 s5 s6 s7g 	 fs2 s3 s5 s6g
 fs2 s3 s5 s6g
The strategy for label splitting will take all those explored
sets r such that
fs2 s5g  r 
 r
 
All three states explored before finding regions are good
candidates. However, the set fs2 s5g is the best one by the
fact that only one event violates the crossing conditions and
it makes the intersection of pre-regions smaller (closer to
GER). Thus, event b is split into two new events (b1 and b2)
for fs2 s5g to become a region. The new TS is equivalent
to the original (up to renaming of the split events). The
corresponding PN is shown in Figure 5.(d) and its RG in
Figure 5.(e). Note that it contains one state less than the
original TS, due to the implicit minimization for equivalent
states s4 and s7.
3.5 Internal representation of the objects
For deriving a TS from the initial PN petrify per-
forms a token flow analysis of the initial STG and produces
a transition system in symbolic form, using Binary Decision
Diagrams. The latter represent boolean characteristic func-
tions of markings, states, their sets and the flow relation as
shown in Figure 6.
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4 Theory behind asynchronous circuit syn-
thesis
4.1 Asynchronous circuits and speed-independence
An asynchronous circuit is an arbitrary interconnection of
logic gates such that no two gate outputs are connected to-
gether ([25, 35]). Each logic gate is characterized by a
Boolean equation describing the behavior of the gate output
as a function of the gate inputs and (if the gate is sequential,
rather than combinational) of the gate output.
The behavior of a circuit can be completely characterized
by using a TS with one state for each Boolean vector rep-
resenting the values of the gate outputs and of the primary
inputs of the circuit (collectively called signals). An example
of an asynchronous circuit is given in Figure 4.
Roughly speaking, a circuit is defined to be speed-
independent if its behavior remains correct under any
changes of gate delays. No hazards are possible in speed-
independent circuits under any input changes (possibly mul-
tiple input changes in non-fundamental mode) [18, 21].
4.2 Property-preserving event insertion
Event insertion is informally seen as an operation on a TS
which selects a subset of states, splits each state in it into
two states and creates, on the basis of these new states, an
excitation and switching region for a new event. Figure 7
shows the choseninsertion scheme, analogousto that used by
most authors in the area, in the three main cases of insertion
with respect to the position of the states in the insertion set
ERx (entrance to, exit from or inside ERx).
State signal insertion must also preserve the speed-
independence of the original specification, that is required
for the existence of a hazard-free asynchronous circuit im-
plementation.
An event a of a TS A is said to be persistent in a subset
S
  of states of S iff s1  S  b  E : s1 a s1 b
s2  T   s2 a. An event is said to be persistent if
it is persistent in S. For a binary encoded TS, determin-
ism, commutativity and output event persistency guarantee
speed-independence of its circuit implementation. Insertion
sets should be chosen in a such way that persistency or com-
mutativity of the original events are not violated.
The following property of insertion sets, based on theory
developed in [7], provides a rationale for our approach.
Property 4.1 Regions, excitation regions and intersections
of pre-regionscan be used as insertion sets in a commutative
and deterministic TS.
This property suggests that the good candidates for inser-
tion sets should be sought on the basis of regions and their
intersections. Since any disjoint union of regions is also a re-
gion, this gives an important corollary that nice sets of states
can be built very efficiently, from “bricks” (regions) rather
than “sand” (states).
4.3 Selecting excitation regions for new signals
Assume that the set of states S in a TS is partitioned into two
subsets which are to be encoded by means of an additional
signal. This new signal can be added either in order to satisfy
the CSC condition, or to break up a complex gate into a set
of smaller gates. In the latter case, a new signal is added to
represent the output of the intermediate gates added to the
circuit and the speed-independent implementability of the
decomposed specification is checked again ([4]).
Let r and r  Sr denote the blocks of such a partition.
In order to implement such an encoding, we need to insert
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Figure 9: From bipartition to I-partition
appropriate transitions of the new signals in the border states
between the two subsets.
Petrify considers the so-called exit border (EB) of a
partition block r, denoted by EBr, which is informally
a subset of states of r with transitions exiting r. We call
EBr well-formed if there are no transitions leading from
states inEBr to states in rEBr. Symmetrically, input
borders can be handled. Figure 8 illustrates the notions of
exit and input borders.
Note that we need each new signal x to orderly cycle
through states in which it has value 0, 0, 1 and 1. We
can formalize this requirement with the notion of I-partition
([36] used a similar definition).
An I-partition divides a set of all states of a TS into four
blocks: S0, S1, S  and S. S0(S1) defines the states
in which x will have the value 0 (1). S (S) defines
GERx  (GERx). For a consistent encoding of x, the
only allowed events crossing boundaries of the blocks are
the following: S0  S   S1  S  S0, S   S
and S  S  (the latter two would cause a persistency
violation, though). The problem of finding an I-partition is
reduced to finding a bipartition S and is done in four steps:
1. Find a bipartition of states fb bg
2. CalculateEBb andEBv (similarly for input borders)
3. Extend EBs to well-formed EBs by backward closure
4. Check that persistency condition is not violated
Three first steps are shown in Figure 9.
4.4 Gate-level speed-independence conditions
Necessary and sufficient conditions for speed-independent
implementation using unbounded fanin and gates (with un-
limited input inversions), bounded fanin or gates and C ele-
ments were given in [19] (extending a previous result of [2]).
Petrify uses a basic implementation architecture, called
the standard-C architecture (Figure 10). Contrary to the
previous tools instead of unbounded fanin gates for the first
subse, petrify can search for implementable gates, that is
gates which exist in the chosen library.
The basic idea of the standard-C implementation archi-
tecture is that every first-level gate implements an up or down
transition of the user-specified signal behavior. In order to
ensure speed-independent operation, a number of constraints
that are collectively called the monotonous poly-term cover
conditions ([19]) must be satisfied.
In the following we will consider partitions of the set of
excitation regions of a given signal a into joint excitation
regionsER
j
a

. The word "joint" here indicates that a few
excitation regions can be joined together and implemented
with one logic gate in the circuit.
The joint quiescent region QR
j
a

 of a given signal
transition with joint excitation region ER
j
a

 is a maximal
set of states s such that:
  a is stable in s, and
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Figure 10: The standard-C architecture extended for complex
gates
  s is reachable from ER
j
a

 only through states in which
a is stable, and
  s is not reachable from any other ER
k
a

 such that
k  j without going through ER
j
a

.
Similarly, the backward regionBR
j
a

 is a maximal set of
states s such that:
  a is stable in s, and
  ER
j
a

 is reachable from s only through states in which
a is stable, and
  no other ER
k
a

 such that k  j is reachable from s
without going through ER
j
a

.
Let C
j
a

 denote one of the first-level gates in the
standard-C architecture. C
j
a

 is a correct monotonous
poly-term cover for the joint excitation region ER
j
a

 if:
1. C
j
a

 covers (i.e., its Boolean equation evaluates to 1)
all states of ER
j
a

.
2. C
j
a

 covers only states of ER
j
a

  QR
j
a

 
BR
j
a

.
3. If C
j
a

 covers some state s of BR
j
a

, then s is also
covered by some other C
k
a

 such that a
j
and a
k
are
complementary (up and down or down and up, respec-
tively) and s  BR
j
a

 	QR
k
a

.
4. C
j
a

 has exactly one up and one down transition in
any sequence of states within ER
j
a

  QR
j
a

 
BR
j
a

.
Under these conditions, it is possible to show that the outputs
of the first-level gates are one-hot encoded, and that means
that any valid Boolean decomposition of the second-level or
gates will be speed-independent.
The chosen architecture is general enough to cover the
case in which a signal in the specification admits a combina-
tional implementation, because in that case the set and reset
network are the complement of each other, and the C element
with identical inputs can be simplified to a wire.
4.5 Strategy for technology mapping
The strategy for technology mapping which is implemented
in the procedure for selecting the best I-partitions and in the
cost function is based on two iterative steps:
  Combinational decomposition and extraction of set and
reset functions
  If no valid combinational decomposition can be found,
then additional state signals are inserted preserving speed-
independenceto increase the don’t care set and to simplify
the logic.
Special conditions for correct speed-independent decom-
position must be preserved, since each signal transition at
the decomposed gate must be acknowledged by some other
gate in the speed-independentcircuit. Contrary to conditions
from [4] petrify allows gate sharing and fit well in our
region-based partitioning of the states. The simple gate cir-
cuit shown in Figure 4 is obtained from the complex gate
circuit by combinational decomposition. Note that some of
the C-elements were eliminated.
5 Conclusions
Petri nets have shown to be an appropriate formalism to
describe the behavior of systems with concurrency, causality
and conflicts between events. For this type of systems, the
method presented in this paper allows to transform different
models (CSP, CCS, FSMs, PNs) into a unique formalism for
which synthesis, analysis, composition and verification tools
can be built.
Synthesizing Petri nets from state-based models is a task
of reverse engineering that abstracts the temporal dimension
from a flat description of the sequences of events produced
by the system. The synthesis method discovers the actual
temporal relations between the events. The symbiosisamong
the notions of ETS, region and excitation region in the same
method has been crucial to derive efficient algorithms both
for manipulating concurrent specifications and algorithms
for synthesis and optimization of asynchronous circuits.
For the future directions we consider extending
petrify for handling:
  unsafe, general PNs;
  synthesis of synchronous parallel controllers;
  applications to a hardware/software codesign of reactive
controllers.
How to get and use Petrify
The tool and documentation on how to use it
can be obtained from the following WWW address:
http://www.ac.upc.es/˜vlsi/petrify/petrify.html.
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